kuznia-rdzeni

kuznia-rdzeni/coreblocks

RISC-V out-of-order core for education and research purposes

92 stars 27 forks 92 watchers Python Other
risc-v riscv
View on GitHub Website
18 Open Issues Need Help Last updated: Jul 1, 2026

Open Issues Need Help

View All on GitHub
Replace parameterized with pytest.mark about 13 hours ago
good first issue tests refactor
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Use riscv-dv for randomized core testing about 18 hours ago
good first issue tests priority
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Run tests in loop about 19 hours ago
good first issue tests nice to have
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Use SimpleTestCircuit where applicable about 19 hours ago
good first issue tests refactor
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
More detailed synthesis reports in CI 1 day ago
good first issue infrastructure
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Store Verilated artifacts in CI 3 days ago
enhancement good first issue infrastructure
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Clean up bus abstraction layer about 1 month ago
good first issue refactor
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
tiny config is not working about 1 month ago
bug good first issue
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Implement RVVI about 2 months ago
enhancement good first issue nlnet
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Add verification with Litex to the CI 2 months ago
good first issue infrastructure
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Build Docker containers in CI and move to separate repo 3 months ago
good first issue infrastructure nice to have
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Allow assembly tests to finish before the time limit 3 months ago
enhancement good first issue tests
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Accept custom `CoreConfiguration` in `gen_verilog` script 3 months ago
enhancement good first issue nice to have
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Implement Physical Memory Protection (PMP) 5 months ago
enhancement good first issue
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Make PipelinedMul available as a configuration 5 months ago
enhancement good first issue
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Add OpenLane synthesis to CI 5 months ago
good first issue infrastructure
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Check for CRLF line endings in CI formatting runs 5 months ago
good first issue infrastructure
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv
Implement Zbkx 5 months ago
enhancement good first issue
kuznia-rdzeni/coreblocks
92

RISC-V out-of-order core for education and research purposes

Python
#risc-v#riscv