asic fpga hardware hdl programming-language systemverilog verilog
2 Open Issues Need Help Last updated: Aug 21, 2026

Open Issues Need Help

View All on GitHub
enhancement good first issue low priority

OCaml
#asic#fpga#hardware#hdl#programming-language#systemverilog#verilog
enhancement good first issue

OCaml
#asic#fpga#hardware#hdl#programming-language#systemverilog#verilog