hispark-rs

hispark-rs/hisi-riscv-rs

2 stars 1 forks 2 watchers Rust
View on GitHub Website
3 Open Issues Need Help Last updated: Jul 9, 2026

Open Issues Need Help

View All on GitHub
C0: finish WS63 example-level HIL smoke (uart_hello/timer/gpio clock evidence) 27 days ago
help wanted hardware component:uart priority: high
hispark-rs/hisi-riscv-rs
2

Rust
Deferred: BS2X deeper port (linx131 ISA / ROM startup / BLE-SLE connectivity) 27 days ago
help wanted bs2x component:ble priority: medium
hispark-rs/hisi-riscv-rs
2

Rust
C3-C5: Wi-Fi scan → connect → ping demo + uart_echo on real silicon 27 days ago
enhancement help wanted connectivity component:wifi component:uart priority: high
hispark-rs/hisi-riscv-rs
2

Rust