helion-fpga

helion-fpga/helion

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

0 stars 0 forks 0 watchers Rust Other
cad eda fpga fpga-programming open-source rust systemverilog
View on GitHub Website
11 Open Issues Need Help Last updated: Sep 3, 2026

Open Issues Need Help

View All on GitHub
Lab: native FTDI/OFL STAT TDO DONE=1, then blink a real LED 5 days ago
enhancement help wanted area:hw
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
Elaborator: lower public-widen SOFT (always/case/functions/memories/generates) 5 days ago
enhancement help wanted area:sv
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
Docs: list the XDC/SDC commands load_xdc actually parses 11 days ago
documentation help wanted good first issue area:docs
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
CI: add a macOS job that builds helion-ide 11 days ago
enhancement help wanted
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
Project file survives restart: disk .hckp, incremental, ECO that still bitgens 11 days ago
enhancement help wanted area:proj
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
Timing-driven P&R must move closed WNS on Ibex-class pin-wrap 11 days ago
enhancement help wanted area:sta
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
Infer BRAM18 / MAC27 from $readmemh, ram_style, and a*b+c 11 days ago
enhancement help wanted area:sv
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
SV: leftover backticks must not yield bad char backtick 18 days ago
help wanted area:sv
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
IDE: IdeModel test that Device floorplan keeps DRAWING_MIN_HEIGHT 18 days ago
help wanted good first issue area:ide
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
Docs: document the XDC subset helion-sta actually reads 18 days ago
help wanted good first issue area:sta area:docs
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog
Docs: add Linux-only build notes to Start 18 days ago
help wanted good first issue area:docs
helion-fpga/helion
0

Original FPGA family + CAD. Docs, wiki, and user guide on the Pages site. Contributors welcome.

Rust
#cad#eda#fpga#fpga-programming#open-source#rust#systemverilog