Open Issues Need Help
View All on GitHub enhancement good first issue question p1
A bidirectional netlist parser built on Lark, enabling translation between SPICE-family circuit netlist formats (HSPICE, Xyce, Spectre, Spectre-SPICE) and Verilog-AMS.
Python
#eda#integrated-circuits#spectre#spice#verilog#verilog-a#verilog-ams