Home
Projects
chipsalliance
caliptra-rtl
chipsalliance/caliptra-rtl
HW Design Collateral for Caliptra RoT IP
158
stars
107
forks
158
watchers
SystemVerilog
Apache License 2.0
View on GitHub
2 Open Issues Need Help
Last updated: Oct 12, 2026
Open Issues Need Help
View All on GitHub
GitHub Releases are vulnerable to insider risk
23 days ago
help wanted
chipsalliance/caliptra-rtl
158
HW Design Collateral for Caliptra RoT IP
SystemVerilog
Add FuseSoC support
4 months ago
help wanted
Future
chipsalliance/caliptra-rtl
158
HW Design Collateral for Caliptra RoT IP
SystemVerilog