chili-chips-ba

chili-chips-ba/openCologne

Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com

107 stars 9 forks 107 watchers Verilog BSD 3-Clause "New" or "Revised" License
colognechip edubos5 fpga gatemate pcb risc-v rtl serdes soc systemverilog
View on GitHub Website
1 Open Issue Need Help Last updated: Oct 22, 2026

Open Issues Need Help

View All on GitHub
Yosys LUT primitives translation into CC primitives -- potentially underperforming? 14 days ago
good first issue benchmarking PrjPeppercorn
chili-chips-ba/openCologne
107

Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com

Verilog
#colognechip#edubos5#fpga#gatemate#pcb#risc-v#rtl#serdes#soc#systemverilog