bleviet

bleviet/ipcraft-vscode

VS Code extension for visual editing of FPGA IP Cores and Memory Maps.

0 stars 0 forks 0 watchers TypeScript MIT License

2 Open Issues Need Help Last updated: Jul 11, 2026

Open Issues Need Help

View All on GitHub

[Template] Bus-less _hw.tcl comment + spurious derive_pll_clocks in generated output 24 days ago

enhancement good first issue

bleviet/ipcraft-vscode

0

VS Code extension for visual editing of FPGA IP Cores and Memory Maps.

TypeScript

[Template] SystemVerilog projects should not emit VHDL_INPUT_VERSION 24 days ago

enhancement good first issue

bleviet/ipcraft-vscode

0

VS Code extension for visual editing of FPGA IP Cores and Memory Maps.

TypeScript