UTOSS

UTOSS/risc-v

UTOSS' 5-stage pipelined RISC-V core.

10 stars 13 forks 10 watchers SystemVerilog CERN Open Hardware Licence Version 2 - Strongly Reciprocal
View on GitHub
22 Open Issues Need Help Last updated: Jul 8, 2026

Open Issues Need Help

View All on GitHub
Aggregate CSR-related wires into a struct 1 day ago
good first issue de
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Split B extension decoder per sub-extension 1 day ago
good first issue de
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Extract decode logic for Zicsr into its own module 1 day ago
good first issue de
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Extract the `extend` module from the instruction decoder 2 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Use SV interfaces for memory interfaces 3 months ago
good first issue de
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Implement `Zbs` sub-extension ALU 4 months ago
good first issue de
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Add register type 6 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Implement rotation operations of `Zbb` spec 6 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Convert ALU control into enum 7 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Implement bit count operations of `Zbb` 7 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Implement logic + min/max + sign ext parts of `Zbb` 7 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Implement `Zba` sub-extension ALU 8 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Implement `Zbb` sub-extension ALU 8 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Make SVlint run for our dut.sv 8 months ago
good first issue ci dx
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
DE1-SoC env: implement HEX displays MMIO 8 months ago
good first issue track:fpga:de1-soc
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Convert CFSM params to an enum 8 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Review RISCOF's `RV32I` failures 10 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Use `alu_op_t` in CFSM 11 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Simplify decoding 11 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Improve memory loader module 11 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Extract RF module from instruction decoder 11 months ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog
Move ALU source selection to decoder about 1 year ago
good first issue
UTOSS/risc-v
10

UTOSS' 5-stage pipelined RISC-V core.

SystemVerilog