Open Issues Need Help
View All on GitHub [HDL] Unit tests of VHDL/Verilog dataflow units about 2 months ago
enhancement good first issue nice-to-have
good first issue nice-to-have
DHLS (Dynamic High-Level Synthesis) compiler based on MLIR